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I. INTRODUCTION

I
NTERPRETATION of measurement results of devices made from Cu(In,Ga)Se 2 (CIGS) solar cell materials-in particular capacitance-voltage (C-V) profiling and deep-level transient spectroscopy (DLTS)-is often clouded by difficulties associated with the voltage-induced instabilities in the devices. In C-V profiling, a straightforward result, such as the shallow doping profile, is often difficult to obtain because the result may depend upon the direction or speed of the voltage sweep and the voltage range used to obtain the profile. DLTS results-which are based in part upon accurate C-V measurements-are further complicated by the need to establish a consistent device state during the relaxation phase (typically at small reverse bias) where the only change to the device is intended to be the emission of trapped carriers and its effect on device capacitance. When this state is substantially different from the quiescent state at zero or forward bias, it is sometimes not clear what accounts for the difference and whether voltage-induced changes in the device (including prior measurements) affect the results.
Recently, a method for high-speed C-V (HSCV) profiling has been developed to address some of these issues [1] . In systems with high concentrations of deep defects, HSCV can eliminate the effect of static charge accumulation in deep defects to reveal the true net shallow doping concentration [2] . The only requirement of the method is that a sufficiently fast capacitance meter is employed so that the C-V sweep time is shorter than the emission time constant of trapped defects and other transient effects. Then the capacitance is only affected by the rapid voltage-induced movement of the depletion edge and the static charge profile is revealed.
Defects that could be responsible for device instability include static deep defects with carrier emission times commensurate with the device measurement periods. An additional possibility in CIGS is the class of amphoteric metastable divacancy defects whose configuration is Fermi energy dependent and can therefore be affected by device applied bias [3] . To help reveal the origin of some of the changing charges responsible for capacitance transients, we have used the HSCV method to capture the evolution of charge profiles in typical DLTS pulse conditions. This reveals the maximum possible extent of voltage-induced device instability and the locations of the responsible charge.
Moreover, it is critical to understand how various growth methods affect device instability, a generally undesirable characteristic. We have evaluated devices from three fabricators of CIGS solar cells to determine their relative instability.
II. EXPERIMENTAL DETAILS
HSCV characterization was performed on CIGS devices fabricated in a production-scale multi-chamber roll coater tool at MiaSolé Hi-Tech (MHT) in a roll-to-cell process, where all layers of the film stack are applied by sputter deposition. Portions of the completed full-stack material generated from the roll coater were isolated into small regions via mechanical scribing to produce roughly 2 mm 2 devices. The devices were measured in a Janis cryostat retrofitted with low-parasitic impedance probes and cooled with LN2.
Voltage pulsing and high-speed capacitance measurements were both accomplished with a Sula DLTS spectrometer enhanced with custom software for allowing 1 msec C-V profiling at defined intervals. For each HSCV sweep, 25 discrete capacitance values were obtained within 1 msec using the 1-MHz capacitance meter frequency.
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See http://www.ieee.org/publications standards/publications/rights/index.html for more information. The objective was to obtain HSCV profiles at specified intervals immediately after a stepwise voltage change. Since DLTS measurements are typically performed with a reverse bias near −1 V and pulse near 0 V, those voltages were chosen as the starting and destination voltages for the stepwise changes. Part of a simplified voltage profile is shown in Fig. 1 . At specified times after a stepwise voltage change, an HSCV sweep is triggered and the resulting C-V data are stored. Measurements were chosen in roughly half-decade intervals from 3 msec to 40 min after the step, at which point further changes in capacitance essentially cease. HSCV profiles were obtained starting at 0 V going to −1 V and vice versa, at temperatures from 280 to 320 K, the temperatures chosen to match commonly found DLTS peaks in CIGS [4] .
All devices were held in the dark for the entire duration of biasing and measurement. This eliminated the contribution of any light-induced changes that might affect the overall shallow doping profile and allowed us to evaluate only voltage-induced changes in the device state, in particular, the changes occurring near the space-charge region accessible to C-V profiling.
Additional measurements were obtained on Schottky devices, wherein the MHT full-stack structure was etched back to the CIGS absorber layer in an HCl solution and a junction was formed by evaporation of a 0.5 mm 2 Al Schottky contact. Devices from samples of completed CIGS cells from two other fabricators were also evaluated: The National Renewable Energy Laboratory (NREL) and the Institute of Energy Conversion (IEC). Unlike the MHT process whereby the CIGS absorber is deposited directly onto a steel substrate via a reactive sputtering process, both the NREL and IEC samples were grown by a three-stage co-evaporation method on glass substrates.
Although, the stepwise voltage changes applied to the diodes mimic parts of a DLTS measurement, they do not strictly represent DLTS conditions. To compare with the long-period The calculated shallow doping profiles derived from the HSCV data in both the forward (0 to −1 V) and reverse directions are shown in Fig. 4 . The essential feature of the graphs in Fig. 4 is that, despite the very large change in capacitance measured over time, there is very little change in stored charge over the region swept in each HSCV measurement except very near the interface. Here the charge density reaches very high values, orders of magnitude higher than the shallow doping in the bulk of the semiconductor. We conclude that the predominant mechanism for capacitance change because of voltage steps is charge accumulation and depletion in defects very near the CIGS/buffer junction.
III. RESULTS AND DISCUSSION
A. Capacitance and Profiles
The leftmost points in Fig. 2(a) -the points at V = −1, if plotted versus time represent a capacitance transient similar to those seen in DLTS measurements, but measured over a much longer duration. The positive slope of the curves at 2400 s in Fig. 5 shows that the transients never fully complete in 40 min even at the highest temperature, and that both the rate of change and the amplitude are temperature dependent.
B. Fabricator and Device Comparisons
All devices examined from the three CIGS fabricators tested in this paper exhibit the behavior described in Section III-A. The susceptibility of each device to bias-induced changes is shown in Fig. 6 , which depicts the calculated charge profiles in the 0 and −1 V asymptotic (40 min hold time) states. Some devices change more than others. It is clear that the NREL device is more stable against voltage-induced charging than the IEC and MHT devices, both of which exhibit enormous apparent doping increases near the interface. It is important to note that despite some difference in apparent bulk doping between the MHT full-stack and Schottky samples, both converge on the same profile nearer the interface, especially after 40 min at −1 V. This confirms that the effects observed here are related to CIGS bulk properties, rather than interface effects as has been reported previously [5] .
C. SCAPS Simulations: C-V
Simulations of the MHT full-stack device were performed using the one-dimensional device simulator SCAPS [6] The best match to the asymptotic HSCV curves was obtained in each case by a simple two-level shallow acceptor profile. Fig. 7 shows the measured and simulated C-V trends, apparent charge profiles, and the shallow acceptor profiles. In each optimization, the values of each constant region and the position of the step change in N A were independently varied. From the results it is evident that a region of high charge density (an acceptor-rich layer, or ARL) exists in the CIGS absorber layer and not at the interface, and that a greater charge is created in the −1-V state than in the 0-V state. The source of this high charge density near the interfacerather than an actual spatially abrupt change in shallow acceptor density-is more likely to be a Fermi energy-dependent change in defect charge state or configuration. It is useful to consider two possibilities: A static deep acceptor, or a metastable amphoteric defect, such as the divacancy defect described by Lany and Zunger [3] . Both would yield an increase in charge in regions near the CdS interface where the Fermi energy rose to near mid gap or above, either by hole emission in the former case or conversion of compensating donors to shallow acceptors in the latter (see Fig. 7 ). In our case, it is difficult to distinguish the difference by voltage biasing alone, but one can obtain at least a qualitative confirmation of a Fermi energy dependent effect on C-V measurements.
If the origin of the ARL is defect related, the concentration of defects shown in Fig. 7(c) is many times larger than the shallow acceptor concentration, and a direct SCAPS C-V simulation of such a device will fail to represent HSCV conditions or results: SCAPS simulates steady-state conditions at each voltage in a C-V ramp which is precisely what HSCV avoids, by freezing defect occupancy states. Nevertheless, with some effort, it is possible to use SCAPS to simulate HSCV measurements in the following manner.
1) At a desired stabilization voltage V Stab , calculate the steady-state occupancy of the desired deep acceptor. 2) To that occupancy profile, add the shallow acceptor profile. Export this to a file. 3) Import that profile as the shallow acceptor profile into another otherwise identical SCAPS simulation with no deep defects. Simulate C-V. Using this method, another optimization of SCAPS device parameters was performed to obtain a single deep acceptor concentration N T and energy E T that simultaneously best matches C-V results at both values of V Stab : 0 and −1 V.
Results of this optimization are shown in Fig. 8 . In this case, the agreement is not as good as Fig. 7 , but the overall trends are reproduced well: A large increase in capacitance at all voltages caused by an increase in near-interface charge after stabilizing at −1 V. It is especially important to emphasize that in this simulation, both the shallow and deep acceptor concentrations N A and N T , respectively, are assumed constant through the depth. This is almost certainly not the case in actual devices, and no effort was made here to vary either concentration profile to achieve a closer fit. Nevertheless it is clear that a Fermi energy dependent defect concentration as high as 8 × 10 16 /cm³-over 50 times the shallow acceptor concentration-reproduces the measured results reasonably well. Fig. 9 shows oscilloscope screen captures for the MHT fullstack device subjected to a repeating 1000-msec DLTS pulse sequence. Fig. 9(b) shows HSCV measurements that were obtained at the beginning, middle, and end of the relaxation phase. From the capacitance traces, it is clear that, although the 1-msec HSCV ramp changes the capacitance slightly, the overall capacitance transient over the 900-msec relaxation phase is largely intact. Therefore we can use the results of the HSCV sweeps as a measure of the changing device state during the DLTS capacitance transient and compare with the long-period results shown above.
D. HSCV During DLTS Pulse Sequence
Results of the three HSCV sweeps depicted in Fig. 9 are shown in Fig. 10 . The measured C-V data [see Fig. 10(a) ] define a region in C-V space traversed by the device during a DLTS experiment, similar to, but of course, more limited than the curves shown in Fig. 2 . Fig. 10(b) shows that, as shown in Fig. 4(a) , the same evolution of the charge profile occurs during DLTS. From these measurements, we draw the general conclusion that the capacitance transient observed in DLTS is part of the larger capacitance transient shown in Fig. 5 , whose origin is the changing charge in the ARL responding to bias.
E. SCAPS Simulations: I-V
A concentration of deep defects as high as 8 × 10 16 /cm³ in a solar cell absorber layer is certainly concerning and would be expected to have profound effects on device performance. However, SCAPS I-V simulations of the illuminated MHT device show that, provided the capture cross section (CCS) of the defect is small enough, highly efficient devices are still possible. Fig. 11 shows the predicted efficiency of the device as a function of both the deep acceptor hole CCS H and energy level (with electron CCS E held at CCS H / 1000). With CCS H smaller than about 10 −14 /cm², excellent performance can be achieved. Similar values have been reported in the literature [6] and [7] .
Independent TRPL measurements of MHT cells at NREL confirm these results [8] Fig. 11 . With a typical DLTS-derived value for E T of 0.5 eV, the predicted device efficiency is near 17%-MHT's current efficiency for the process of record-thus confirming the validity of the model.
F. Implications for DLTS
The results obtained via HSCV measurement-in particular the high defect density-shed little light on the nature of the defect. A variety of defect activation energies have been measured with DLTS among a variety of CIGS fabricators [4] , [9] for peaks yielding capacitance transients near room temperature. The energy for transformation of the metastable divacancy defect V C u − V S e has been predicted at about 0.3 eV or lower [3] , lower than most DLTS-derived values in the literature. We have found that with the single-defect SCAPS model employed here, reasonable fits to the HSCV data can be achieved assuming a change of state or trap occupancy at energy ranging from about 0.3 to 0.6 eV above the valence band. Therefore, while we are confident of the high defect density reported here, we believe other methods-DLTS in particular-remain preferred for determining defect activation energy.
DLTS is, however, particularly ill-suited for simple evaluation of trap density in these devices. The typically cited expression for trap density [10] 
assumes a dilute trap concentration N T N A , but is often the only estimate provided because of the difficulty in interpreting DLTS peak heights in the general case. The present case is the inverse condition: N A N T . A more general expression is valid at all concentrations provided the defect energy is known [11] . Equation (2) 
Here N T and N A are assumed invariant with depth. Using values of 0.056 and 0.11 µm for x 1 and x 2 , respectively, and the initial and final capacitance values from Fig. 5 , we obtain N T = 68N A , not far from the values estimated above via fitting the HSCV data to the SCAPS model. Lower values have been calculated previously using a range of capacitance only observed in a DLTS time window [9] . Here we assert that the appropriate capacitance values are the asymptotic values measured at the beginning and end of the entire 40-min transient. As shown in Fig. 5 , this is a much larger range and yields a much higher estimate for N T .
IV. CONCLUSION
HSCV measurements have enabled measurement of charge profile evolution during capacitance transients after a voltage pulse. We find that all CIGS materials studied in this paper exhibit this effect, which is localized to the near-interface region and is because of the presence of charge-trapping defects extending throughout the absorber. Concentrations of these defects in MHT material approach 10 17 /cm³. The capacitance transients are temperature-dependent in magnitude and rate, yielding the behavior of deep defects heretofore observed with DLTS in CIGS. Present in such high concentrations, these defects may be the predominant performance-limiting defect in CIGS solar cells.
